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Abstract:
This paper presents the rationale for νMOS-based realizations of digital circuits when logic
design techniques based on threshold logic gates (TGs) are used. Some practical problems in
the νMOS implementation of threshold gates have been identified and solved. The feasibility
and versatility of the proposed technique as well as its potential as a low-cost design technique
for CMOS technologies have been shown by experimental results from a multi-input Muller
C-element. The proposed new realization exhibits better performance related to delay, area and
power consumption than the traditional logic implementation.
I. Introduction
Neuron MOS (νMOS) transistor principle [1] has been identified as one of the most prom-
ising ways to realize ultra large logic circuits [2-5], because the enhancement in the functional
capability of an elemental transistor makes it very effective in reducing the complexity of the
total circuit. The νMOS transistor has a buried floating polysilicon gate and a number of input
polysilicon gates that couple capacitively to the floating gate [1-3]. The voltage of the floating2
gate becomes a weighted sum of the voltages in the input gates, and hence, is this sum which
controls the current in the transistor channel.
Logic design techniques for implementation of νMOS circuits have been carried out by Shibata
[2,3], but their usefulness is limited because, in general, it leads to complex circuit configurations
which require handling 2n logic states for an n-input logic function. This imposes stringent con-
straints on process tolerances, not realizable by present technologies for even a relative small n.
A different and more powerful approach for the logic design takes advantage of the fact that
the functionality of νMOS circuits is closely related to that of a threshold logic gate (TG) [5,
14]. The existence of logic design techniques which use TGs as building blocks [6, 7, 8] eases
the synthesis of complex functions. Threshold logic gates have n two-valued inputs x1, x2, …,
xn and a single two-valued output, y. They are defined by n+1 real numbers: threshold T and
weights w1, w2, …, wn, where weight wi is associated with variable xi. The input-output relation
of a threshold gate is defined as y=1 iff and y=0 otherwise. Sum and product are
the conventional, rather than the logical, operations. The set of weights and threshold can be
denoted in a more compact vector notation way by .
In this paper we report on a working νMOS-based logic circuit specifically devised to validate
the design approach using νMOS-based TGs. The paper is organized as follows. Section II de-
scribes the implementation of TGs with νMOS transistors, first at a theoretical level and then, dis-
cussing practical considerations. The design and experimental results for an 8 input Muller C-el-
ement are given in Section III, and finally, some conclusions are discussed in Section IV.
II. νMOS Implementation of Threshold Gates
A) Theoretical background
The most simple νMOS-based threshold gate (νMOS-TG) is the complementary inverter
using both p- and n-type νMOS devices. A schematic of this TG is shown in Fig. 1. It consists
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in a floating gate, which is common to both the PMOS and the NMOS transistors, and a number
of input gates (Vx1, Vx2, ..., Vxn), corresponding to the threshold gate inputs plus an extra input
(indicated by in the figure) for logic threshold adjustment as will be explained later. With-
out using the extra control input, and assuming the charge in the floating gate is zero, the volt-
age in the floating gate is given by , where is the coupling
capacitance between the i-th input and the floating gate, and is the total capacitance, in-
cluding the parasitic capacitances at the floating gate , . As be-
comes higher than the inverter threshold voltage, VTH, the output switches to logic 1.
A CMOS TG has digital entries, i.e., , where is the power supply and
. A relation between the expression for and that of the definition of the TG can be
established as the weighted summation in the TG, , is implemented by the capacitive net-
work in the νMOS device, . The weight for each input is proportional to
the ratio between the corresponding input capacitance and ( ). Thus,
design involves mapping the logical inequalities and to the electrical
relations and through capaci-
tance sizing and tuning of the threshold voltage of the inverter.
When logical threshold T is not centred (i.e., T is far from ), the threshold volt-
age of the inverter would have to be also non centred (near 0 or VDD). This can be achieved
using extra inputs. For example, let us assume a single control input with capacitance CControl.
If Vc is applied to this control input, the new is:
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From the point of view of the TG a comparison is performed between
and . Thus, the effective threshold voltage of the inverter has been
modified. In practical digital design analog voltages are avoided and so the role of the analog
extra input Vc is realized by a set of digital inputs with the appropriate coupling capacitances.
Clearly, practical design requires considering second order effects not included for simplicity in
the above expressions. The main issue for the circuit in Fig. 1 is related with the coupling effect pro-
duced when switching on the power supply. Transistor capacitances Cfd (between floating gate and
drain) and Cfs (between floating gate and source) are responsible for these couplings which intro-
duce additional terms in VF. Sizing of input capacitors and transistors should be performed on the
basis of reducing these extra terms, or also of adequately controlling the effective inverter threshold
voltage. In addition, there could be parasitic charge in the floating gate after fabrication and it is ob-
vious that the circuit operation is sensitive to it. For this effect, UV erasure is recommended.
B) Practical design aspects
Beside the theoretical background for the realization of TGs with νMOS devices, practical de-
sign and implementation of these gates require taking into account and solving the following issues.
a) Signal regeneration. Clearly these TGs exhibit reduced noise margins as a consequence
of the electrical operation of the circuit. On the other hand, some input combinations can pro-
duce output voltages different from VDD or ground. These two considerations are specially
critical when logic networks are built up interconnecting νMOS-TGs. Thus the inverter I in
Figure 1 should be seen as an inverting signal regeneration stage.
b) Electrical simulation. During the design phase, electrical simulations for validation must
be performed, and hence, good models for floating-gate MOSFETs should be used. Since man-
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ufacters do not provide these models, techniques to simulate floating gate devices with standard
MOS models must be devised. Other of the difficulties in simulating floating gate devices relies
on the inability of the simulator to converge when floating nodes exist. An initial operating point
of the circuit must be introduced. Previous approaches for this problem are given in [9, 10]. They
use an additional network formed by resistors and VCVSs (Voltage Controlled Voltage Sourc-
es) to establish the initial floating-gate voltage value. The main problem of these approaches is
that an operation point is previously determined to fix the value of the voltages at the VCVS con-
trol terminals. Those values are then assumed constant for all the rest of the circuit operation.
This last is not completely correct because of the nonlinear relationship between the floating-
gate voltage and the voltages in the other device terminals (drain, source), depending on the tran-
sistor operation region. The simple procedure we have devised [11] overcomes the above prob-
lem. It is based on performing a transient analysis which starts with all the power supplies and
circuit inputs set to zero. Thus, initial condition for the floating-gate voltage provided to the sim-
ulator is zero. Afterwards, in the same transient analysis, power and inputs are set to their values.
The stationary state reached provides the correct initial operation which can be used for the rest
of simulations. In order to illustrate the accuracy of our method the circuit shown in Fig. 2(a)
has been designed and fabricated. It consists of two cascaded inverters. The first one is imple-
mented using νMOS devices and the second is a conventional logic CMOS inverter for signal
regeneration. The circuit has two inputs Vin and Vc with equal coupling capacitances (C=70fF).
It behaves like an inverter with input Vin and threshold voltage varying with Vc. Both inverters
are equally sized. In Fig. 2(b), one of the simulations performed for obtaining the transfer char-
acteristics for nodes Vout1 and Vout is shown to illustrate our simulation approach. Notice that
the initial value of VF is provided by the simulator taking into account all the parasitic coupling
effects. Figure 3 compares the experimental measurements obtained after UV erasure with the
simulation results obtained following our technique and the approach in [9]. Input-output char-6
acteristics for different values of Vc (0, 1, 2, 3, 4 and 5 volts) are shown. Agreement between
simulation with our technique (Figure 3a) and experimental (Figure 3c) is observed. However
the results obtained with the technique in [9] (Figure 3b) differ from the experimental ones since
the simulated threshold voltages of the inverter appear shifted to the right. The feasibility of the
proposed simulation technique to analog circuits has been also experimentally verified [11].
III. Application Example: A Multi-Input Muller C-element
A Muller C-element (where the C stands for concurrence) is a circuit widely used in the de-
sign of self-timing circuits to perform the function “and” of events (transitions 1→0 or 0→1).
Its output is made equal to the value of input after all the input reach the same value; otherwise,
the output remains the same. It has been proven [12] that an m-input Muller C-element can be
implemented using a single threshold gate with (m+1) inputs, and the simplest solution is ob-
tained when the primary inputs have an associated weight of 1, the (m+1)-th input (the feedback
input) is affected by a weight of (m-1), and the threshold of the TG is m, as shown in Figure 4a.
The complexity of this logic element is high enough for serving as a good demonstrator of
the feasibility of the proposed design approach based on νMOS-TG. On one hand, it shows that
a complex functionality can be implemented by a single inverter. On the other, the existence of
a feedback loop with a high associated weight (m-1) allows testing the signal regeneration ca-
pability that would guarantee the correct operation of threshold networks.
Figure 4b depicts the νMOS realization we propose for the logic diagram shown in Figure
4, when m= 8. This circuit has been designed and fabricated in an 0.8µm double poly CMOS
technology. Operation under process and ambient parameters has been validated through ex-
tensive HSPICE simulations of the extracted circuit including Monte Carlo simulations and
simulations using different standard worst case device parameters. Figure 5 shows the respons-
es obtained in the laboratory. Waveform at the bottom trace is the circuit output and the remain-7
ing waveforms correspond to the circuit signal inputs. Notice that operation is correct. This cor-
rect operation has been observed in the laboratory with the supply voltage down to 3V.
For comparison purposes we have also designed and laid-out a conventional 8 input Muller
C-element following the structure proposed in [13] which has been shown to be very efficient.
Table I compares the area, time performance and power consumption of both Muller C-ele-
ments.
IV Conclusions
We have exploited the relationship between the νMOS transistor principle and the threshold
gate concept. On its basis a new νMOS realization for multi-input Muller C-elements has been
proposed and its feasibility demonstrated with an eight input Muller C-element working in sili-
con. Compared to a conventional gate-based implementation, the νMOS design is very efficient.
It occupies half the area than its conventional counterpart, exhibits better time performance and
consumes significantly less power. In addition, an electrical simulation technique for floating
gate devices has been described and its accuracy has been proven experimentally.
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Captions to the Figures:
Figure 1: vMOS threshold gate schematic
Figure 2: a) Floating-gate CMOS inverter with threshold control;
b) Transient simulation performed to obtain transfer characteristic of circuit in
Figure 2a for Vc = 3V
Figure 3: Simulation and experimental input-output characteristics for the circuit in Fig. 2a:
a) Simulation results with our technique;
b) Simulation results with the technique in [9];
c) Experimental results
Figure 4: a) Threshold-gate-based m-input Muller C-element realization;
b)Electrical diagram of vMOS-based 8 input Muller C-element
Figure 5: Experimental waveforms of vMOS-based 8 input Muller C-element
Captions to the Tables:
Table I: Performance parameters for vMOS and conventional 8-input Muller C-elements10
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conventional 9942 µm2 3.2 ns 0.54 mw
Table 1:
SymbolWave
D0:A0:v(out)
D0:A0:v(out1)
Vo
lta
ge
s 
(lin
)
0
500m
1
1.5
2
2.5
3
3.5
4
4.5
5
Voltages (lin) (cont)
0 500m 1 1.5 2 2.5 3 3.5 4 4.5 5
* # file name: /mnt/cnm/esther/fgmos/sim/inversor/hspices/extracted/
5
4
3
2
1
0
Vo
lta
ge
s 
(lin
)
0 1 2 3 4 5
Voltages (lin) (cont)
Vout
Vout1
SymbolWave
D2:A0:v(out)
D2:A0:v(out1)
Vo
lta
ge
s 
(lin
)
0
500m
1
1.5
2
2.5
3
3.5
4
4.5
5
Voltages (lin) (cont)
0 500m 1 1.5 2 2.5 3 3.5 4 4.5 5
* # file name: /mnt/cnm/esther/fgmos/sim/inversor/hspices/extracted/
5
4
3
2
1
0
Vo
lta
ge
s 
(lin
)
0 1 2 3 4 5
Voltages (lin) (cont)
Vo t
Vout1
Figure 3a
Figure 3b12
Figure 3c
Vx1
Vx8 Vout
(b)
C (115fF)
7C
x1
x2
xm
Q
Figure 4
U: [1,1,...,1,m-1;m]
TG
(a)
VDD
4/2
3.5/2
0
0
0
0
0
1
0
1
1
Figure 513
